(FILE 'HOME' ENTERED AT 14:29:18 ON 21 FEB 2002)

```
FILE 'EUROPATFULL, PCTFULL, USPATFULL, USPAT2' ENTERED AT 14:29:27 ON 21
     FEB 2002
          44887 S (SEPARAT? OR FIELD OR LOCOS) (3W) (OXIDE# OR INSULAT?)
L1
        1468812 S HEAT? OR ANNEAL?
L2
        1163238 S INERT OR NITROGEN OR N2 OR N(3W)2 OR HYDROGEN OR H2 OR
L3
L4
        1229896 S L3 OR ARGON OR AR
           3618 S L1(P)L2(P)L4
L5
                SET HIGH OFF
         409458 S STRESS##
1.6
                SET HIGH ON
            939 S L5 AND L6
L7
                SET HIGH OFF
          10256 S LOCOS OR LOCAL? (4W) (OXIDI? OR OXIDAT?)
L8
                SET HIGH ON
L9
            188 S L7 AND L8
            266 S L1(30A)L2(30A)L4
L11
             68 S L10 AND L8
=> d 16 18 24 25 27 29 30 31 39 47 49 64 bib ab
L11 ANSWER 16 OF 68 USPATFULL
       2001:134057 USPATFULL
       METHOD FOR FORMING AN ISOLATION REGION IN A SEMICONDUCTOR DEVICE AND
       RESULTING STRUCTURE USING A TWO STEP OXIDATION PROCESS
       JANG, SE AUG, ICHON-SHI, Korea, Republic of
IN
       KIM, YOUNG BOG, ICHON-SHI, Korea, Republic of
       YEO, IN SEOK, ICHON-SHI, Korea, Republic of
       KIM, JONG CHOUL, ICHON-SHI, Korea, Republic of
                                                        Dove no great
       US 2001014506
                          A1
                               20010816
PΤ
       US 1998-62291
ΑT
                          A1
                               19980417 (9)
       KR 1997-22708
                           19970602
PRAT
       Utility
DT
FS
       APPLICATION
       ROBERT C COLWELL, TOWNSEND TOWNSEND & CREW, TWO EMBARCADERO CENTER,
LREP
       EIGHTH FLOOR, SAN FRANCISCO, CA, 941113834
       Number of Claims: 19
CLMN
       Exemplary Claim: 1
ECL
       15 Drawing Page(s)
DRWN
LN.CNT 675
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A method for forming an element isolation film of a semiconductor
       and the semiconductor device. A pad insulator is constructed on a
       of the pad insulator pattern; the exposed region of the semiconductor
       substrate is thermally oxidized to grow an oxide which is, then,
removed
       to form a recess. An element isolation film is formed in the recess by
```

break-through field oxidation and high temperature field oxidation. The element isolation film thus obtained can prevent the field oxide "ungrowth" phenomenon and at the same time mitigate the field oxide

H(3W)2

L10

ΑN

TI

ΑB device

> semiconductor substrate. An over-etching process is performed to recess the semiconductor substrate to a predetermined depth while giving a pad insulator pattern. After an insulator spacer is formed at the side wall

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

adapted

it is possible to prevent a stress concentration phenomenon from occurring in a semiconductor substrate on which the field oxide film is formed, thereby reducing or eliminating a field oxide thinning phenomenon.

L11 ANSWER 25 OF 68 USPATFULL

2000:4720 USPATFULL AN

L11

ΑN ΤI

IN

PA

ΡI

ΑI DТ

CLMN

DRWN

ECL

AΒ

ΑN

TI

IN

PA

PΙ

ΑI

DT FS

PRAI

LREP

CLMN

ECL DRWN

ΤI Advanced CMOS isolation utilizing enhanced oxidation by light ion implantation

Wu, Zhiqiang Jeff, Meridian, ID, United States IN Li, Li, Meridian, ID, United States

Micron Technology, Inc., Boise, ID, United States (U.S. corporation) PA

PΙ US 6013557 20000111

19980819 (9) US 1998-136240 AΤ

Continuation of Ser. No. US 1996-691571, filed on 2(Aug)(1996), RT.T

patented, Pat. La US 5863826 DT Utility FS Granted Primary Examiner: Fourson, George **EXNAM** Knobbe, Martens, Olson & Bear, LLP LREP CLMN Number of Claims: 34 Exemplary Claim: 1,9 ECL 16 Drawing Figure(s); 8 Drawing Page(s) DRWN LN.CNT 579 CAS INDEXING IS AVAILABLE FOR THIS PATENT. A method for forming field isolation regions in multilayer semiconductor devices comprises the steps of masking active regions of the substrate, forming porous silicon in the exposed field isolation regions, removing the mask and oxidizing the substrate. A light ion impurity implant is used to create pores in the substrate. Substrate oxidation proceeds by rapid thermal annealing because the increased surface area of the pores and the high reactivity of unsaturated bonds on these surfaces provides for enhanced oxidation. L11 ANSWER 27 OF 68 USPATFULL 1999:159896 USPATFULL ΑN Modified recessed locos isolation process for deep sub-micron device ΤI processes Bergemont, Albert, Palo Alto, CA, United States IN Owens, Alexander H., Los Gatos, CA, United States National Semiconductor Corporation, Santa Clara, CA, United States PA (U.S. corporation) US 5998280 19991207 PΤ late no US 1998-45226 19980320 (9) ΑI DΤ Utility Granted FS Primary Examiner: Dang, Trung EXNAM Skjerven, Morrill, MacPherson Franklin and Friel, Halbert, Michael J. LREP Number of Claims: 16 CLMN ECL Exemplary Claim: 1 DRWN 8 Drawing Figure(s); 3 Drawing Page(s) LN.CNT 338 CAS INDEXING IS AVAILABLE FOR THIS PATENT. A trench is etched in a silicon substrate covered with an oxide/nitride stack and a field oxide layer is then grown through oxidation of the silicon in the substrate such that the trench is partly filled. There is reduced oxide encroachment into the active areas under the nitride layer because of the partial field oxide growth. Double oxide layers are deposited over the surface of the fig1d oxide layer and the oxide/nitride stack such that the oxide layers fill the remainder of the trench and produce a nearly planar topology. The double oxide layers are then etched back to the nitride layer through chemical mechanical polishing, leaving the field isolation region. After stripping the oxide/nitride stack, a gaté oxide layer is grown. A minimal amount of oxide is required to fill the trench because the trench is already almost filled with the field oxide layer and because of the shallow depth of the trench. Consequently, the etch back step causes minimal dishing. Further, the field oxide layer rounds the corner between the trench and the active area, obviating the need for a thin oxide liner in the trench.

L11 ANSWER 29 OF 68 USPATFULL

AN 1999:132666 USPATFULL

TI Method for forming field oxide film of semiconductor device with silicon

```
and nitrogen cortaining etching residue
Jang, Se Aug, Kanngki-do, Korea, Republic of
ΙN
       Hyundai Electronics Industries, Kyoungki-do, Korea, Republic of
PA
       (non-U.S. corporation)
                               19991026
ΡI
       US 5972779
                                                      dave no
       US 1997-965893
                               , 199<u>7</u>1107 (8)
ΑI
       KR 1996-80220
                           19961231
PRAI
       Utility
DT
FS
       Granted
       Primary Examiner: Chaudhuri, Olik; Assistant Examiner: Mao, Daniel H.
       Thelen Reid & Priest, L.L.P.
LREP
CLMN
       Number of Claims: 11
ECL
       Exemplary Claim: 1
       23 Drawing Figure(s); 11 Drawing Page(s)
DRWN
LN.CNT 414
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A field oxide formation method involving a primary field oxidation,
ΑB
       which is carried out at a predetermined low temperature to form a field
       oxide film having a thickness smaller than a target thickness, and a
       secondary field oxidation, which is carried out at a higher temperature
       capable of relatively reducing the occurrence of a field thinning
       phenomenon, to form the remaining thickness portion of the target field
       oxide film. The field thinking phenomenon involved in a field oxidation
       is reduced. The characteristics of a finally produced gate oxide film
is
       also improved. Consequently, the throughput and reliability of
       semiconductor devices having gate oxide films are improved.
L11 ANSWER 30 OF 68 USPATFULL
       1999:47700 USPATFULL
ΑN
       Field oxidation by implanted oxygen (FIMOX)
тT
TN
       Lur, Water, Taipei, Taiwan, Province of China
       Huang, Cheng Han, Hsin-chu, Taiwan, Province of China
       United Microelectronics Corporation, Taiwan, Taiwan, Province of China
PΑ
       (non-U.S. corporation)
       US 5895252
                                19990420
PΤ
                                19951102 (8)
AΙ
       US 1995-552209
       Continuation of Ser. No. US 1994-239425, filed on 6 May 1994
RLI
       abandoned
DT
       Utility
FS
       Granted
EXNAM
       Primary Examiner: Fourson, George
LREP
       Rabin & Champagne, P.C.
CLMN
       Number of Claims: 10
ECL
       Exemplary Claim: 1
DRWN
       7 Drawing Figure(s); 3 Drawing Page(s)
LN.CNT 382
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A method of forming a field oxide isolation region is described, in
AΒ
       which a masking layer is formed over a silicon substrate. The masking
       layer is patterned to form an opening for the field oxide isolation
       region, whereby the remainder of the masking layer forms an implant
       mask. A conductivity-imparting dopant is implanted through the opening
       into the silicon substrate. Oxygen is implanted through the opening
into
       the silicon substrate in multiple implantation steps. The implant mask
       is removed. The field oxide isolation region is formed in and on the
       silicon substrate, by annealing in a non-oxygen ambient. Alternately,
       the field oxide isolation region is formed by annealing in oxygen,
       simultaneously forming a gate oxide in the region between the field
       oxide isolation regions.
L11 ANSWER 31 OF 68 USPATFULL
```

AN 1999:12836 USPATFULL

CMOS isolation utilizing enhanced oxidation of recessed porous silicon ΤI formed by light ion implantation

```
Wu, Zhiqiang Jeff Meridian, ID, United States
Li, Li, Meridia ID, United States
IN
       Micron Technology, Inc., Boise, ID, United States (U.S. corporation)
PA
       US 5863826
                                 19990126
PΙ
       US 1996-691571
                                19960802 (8)
ΑI
       Utility
DT
       Granted
FS
       Primary Examiner: Fourson, George R.
EXNAM
       Knobbe, Martens, Olson & Bear, LLP
                                                       jute no
LREP
       Number of Claims: 32
CLMN
       Exemplary Claim: 31
ECL
       16 Drawing Figure(s); 8 Drawing Page(s)
DRWN
LN.CNT 596
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A method for forming field isolation regions in multilayer
semiconductor
       devices comprises the steps of masking active regions of the substrate,
       forming porous silicon in the exposed field isolation regions, removing
       the mask and oxidizing the substrate. A light ion impurity implant is used to create pores in the substrate. Substrate oxidation proceeds by
       rapid thermal annealing because the increased surface area of the pores
       and the high reactivity of unsaturated bonds on these surfaces provides
       for enhanced oxidation.
L11 ANSWER 39 OF 68 USPATFULL
       97:84225 USPATFULL
AN
       Semiconductor device with reduced leakage current
TI
IN
       Kunikiyo, Tatsuya, Hyogo; Japan
       Mitsubishi Denki Kabushiki Kaisha, Tokyo, Japan (non-U.S. corporation)
PA
                                 19970916
PΙ
       US 5668403
ΑI
       US 1996-706966
                                 19960903 (8)
       Continuation of Ser. No. US 1995-397342, filed on 2 Mar 1995, now
RLI
       abandoned
       JP 1994-178408
                            19940729
PRAI
DT
       Utility
FS
       Granted
       Primary Examiner: Ngo , Ngan V.
EXNAM
       Lowe, Price, LeBlanc & Becker
LREP
       Number of Claims: 7
CLMN
ECL
       Exemplary Claim: 1
DRWN
       43 Drawing Figure(s); 21 Drawing Page(s)
LN.CNT 785
       The present invention provides a method of manufacturing a
semiconductor
       device improved so that stress at a boundary between a semiconductor
       substrate and an element isolation oxide film can be relaxed. In the
       method, the surface of a semiconductor substrate is oxidized with a
       nitride film used as a mask to form an element isolation oxide film in
       the surface of semiconductor substrate. After removing an underlay
oxide
       film and nitride film, semiconductor substrate is heat-treated at a
       temperature of 950.degree. C. or more. An element is formed in an
       element region.
    ANSWER 47 OF 68 USPATFULL
L11
ΑN
       95:18363 USPATFULL
       "Bird-beak-less" field isolation method
ΤI
IN
       Ko, Joe, Hsinchu, Taiwan, Province of China
       Lin, Chih-Hung, I-Lai, Taiwan, Province of China
       United MicroElectronics Corporation, Hsinchu, Taiwan, Province of China
PA
       (non-U.S. corporation)
PΙ
       US 5393693
                                 19950228
ΑI
       US 1994-254533
                                 19940606 (8)
DT
       Utility
```

FS

Granted

EXNAM Primary Examiner: Fourson, George

```
Saile, George O Ackerman, Stephen B.
LREP
CLMN
       Number of Claim
                         19
       Exemplary Claim: 1,9
ECL
       14 Drawing Figure(s); 5 Drawing Page(s)
DRWN
LN.CNT 400
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A method of forming field oxide isolation regions for submicron
AB
       technology using oxygen implantation is described. A first insulating
       layer is formed over a silicon substrate. A second insulating layer is
       formed over the first insulating layer. A first opening is formed in
the
       first and second insulating layers. Sidewall spacers are formed on the
       vertical surfaces of the first and second insulating layers, within the
       first opening, to define a second, smaller opening. A portion of the
       silicon substrate is removed in the region defined by the second,
       smaller opening, to form an etched region of the silicon substrate. The
       sidewall spacers are removed. Oxygen is implanted into the etched
region
       of the silicon substrate and into the region of the silicon substrate
       under the former location of the sidewall spacers. A portion of the
       polycrystalline silicon in and above the etched region of the silicon
       substrate. The field oxide isolation region is formed by heating. The
       remainder of the first and second insulating layers are removed.
     ANSWER 49 OF 68 USPATFULL
L11
ΑN
       94:46922 USPATFULL
       Method of decreasing the field oxide etch rate in isolation technology
ΤI
IN
       Philipossian, Ara, Redwood Shores, CA, United States
       Soleimani, Hamid R., Westborough, MA, United States
       Doyle, Brian S., Framington, MA, United States
       Digital Equipment Corporation, Maynard, MA, United States (U.S.
PA
       corporation)
PΙ
      JUS 5316965
                               19940531
                               19930729 (8)
ΑI
       US 1993-99136
       Utility
DT
FS
       Granted
       Primary Examiner: Hearn, Brian E.; Assistant Examiner: Dang, Trung
EXNAM
       Feltovic, Robert J., Maloney, Denis G., Cefalo, Albert P.
LREP
       Number of Claims: 23
CLMN
       Exemplary Claim: 1
ECL
       8 Drawing Figure(s); 2 Drawing Page(s)
DRWN
LN.CNT 330
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       An improved process for planarizing an isolation barrier in the
       fabrication of a semiconductor chip involves reducing the etch rate of
       the field oxide independently of the sacrificial
       oxide layer. The field oxide layer is implanted with
     nitrogen ions and then thermally annealed resulting in
       a hardened and densified field oxide. In subsequent
       operations, a sacrificial oxide layer is formed on the semiconductor
top
       surface by thermal oxidation. Upon etching with HF, the etch rate of
the
       hardened field oxide is significantly reduced relative to untreated
       field oxide. Thus, the exposed hardened field oxide is etched at about
       the same rate as the sacrificial oxide layer. In the example given, the
       etch rate of untreated densified TEOS field oxide in 10:1 HF is 6.90
       .ANG./sec, while the etch rate of TEOS field oxide hardened according
to
       the processes of this invention is 5.90 .ANG./sec. After planarization
       using the hardened field oxide, depressions in the isolation barrier
are
       eliminated.
```

L11 ANSWER 64 OF 68 USPATFULL AN 88:13193 USPATFULL

Field implant process for CMOS using germanium Pfiester, James , Austin, TX, United States Alvis, John R., Austin, TX, United States ΙN Holland, Orin W., Oak Ridge, TN, United States Motorola, Inc., Schaumburg, IL, United States (U.S. corporation) PA PΙ US-4728619 19880301 US 1987-63934 19870619 (7) ΑI DT Utility FS Granted Primary Examiner: Roy, Upendra EXNAM Fisher, John A., Van Myers, Jeffrey, Mossman, David L. CLMN Number of Claims: 22 ECL Exemplary Claim: 1 20 Drawing Figure(s); 14 Drawing Page(s) DRWN LN.CNT 834 CAS INDEXING IS AVAILABLE FOR THIS PATENT. A complementary metal-oxide-semiconductor (CMOS) isolation structure AB where the field isolation structure between the adjacent areas of different conductivity types has a channel stop doped with boron or phosphorus affected by germanium. The dual use of germanium and a second

dopant selected from the group of phosphorus and boron provides a more precisely placed channel stop, since the germanium retards the diffusion

of the boron and phosphorus and surprisingly provides improved width effect for the devices in the well where the channel stop is employed. Alternatively, the germanium may be placed in such a manner as to avoid retarding absorption of boron or phosphorus into the field oxide and retard its diffusion over the well of a different conductivity type where it is not desired.

(FILE 'HOME' ENTERED AT 14:29:18 ON 21 FEB 2002)

```
FILE 'EUROPATFULL, PCTFULL, USPATFULL, USPAT2' ENTERED AT 14:29:27 ON 21
     FEB 2002
          44887 S (SEPARAT? OR FIELD OR LOCOS) (3W) (OXIDE# OR INSULAT?)
L1
L2
        1468812 S HEAT? OR ANNEAL?
        1163238 S INERT OR NITROGEN OR N2 OR N(3W)2 OR HYDROGEN OR H2 OR
T.3
H(3W)2
T.4
        1229896 S L3 OR ARGON OR AR
           3618 S L1(P)L2(P)L4
1.5
                SET HIGH OFF
         409458 S STRESS##
1.6
                SET HIGH ON
            939 S L5 AND L6
1.7
                SET HIGH OFF
          10256 S LOCOS OR LOCAL? (4W) (OXIDI? OR OXIDAT?)
1.8
                SET HIGH ON
L9
            188 S L7 AND L8
L10
            266 S L1(30A)L2(30A)L4
L11
             68 S L10 AND L8
                SET HIGH OFF
L12
           3641 S PAD(3W)OXIDE#
                SET HIGH ON
             39 S L10 AND L12
T.13
              8 S L13 NOT L11
1.14
=> d 2 4 bib ab
L14 ANSWER 2 OF 8 USPATFULL
       2001:220963 USPATFULL
ΑN
TΤ
       Semiconductor device and production thereof
       Miura, Hideo, Koshigaya, Japan
Ikeda, Shuji, Koganei, Japan
TN
       Suzuki, Norio, Higashimurayama, Japan
       Hagiwara, Yasuhide, Fuchu, Japan
       Ohta, Hiroyuki, Tsuchiura, Japan
       Nishimura, Asao, Kokubunji, Japan
       Hitachi, Ltd., Tokyo, Japan (non-U.S. corporation)
PA
PI
       US-6326284
                           В1
                                20011204
       US 1996-610488
                                19960304 (8)
AΙ
                                                parent care
PRAI
       JP 1995-48106
                            19950308
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Dang, Trung
       Antonelli, Terry, Stout & Kraus, LLP
LREP
       Number of Claims: 7
CLMN
       Exemplary Claim: 1
ECL
DRWN
       26 Drawing Figure(s); 10 Drawing Page(s)
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A semiconductor device produced by forming an oxide film on a
substrate,
       heat treating the oxide film at a temperature of 800.degree. C. or
       higher in an inert atmosphere, followed by conventional steps for
       formation of a transistor, is improved in electrical reliability due to
       relaxation of stress generated in the oxide film or in the surface of
```

semiconductor device.

```
ANSWER 4 OF 8 USPATFULL
L14
       1999:146437 USPATFULL
AN
       Method for forming field oxide of semiconductor device using wet and
ΤI
dry
       Jang, Se Aug, Ichon, Korea, Republic of
IN
       Kim, Young Bog, Ichon, Korea, Republic of
       Joo, Moon Sig, Ichon, Korea, Republic of
       Cho, Byung Jin, Ichon, Korea, Republic of
       Kim, Jong Choul, Ichon, Korea, Republic of
PA
       Hyundai Electronics Industries Co., Ltd., United States (U.S.
       corporation)
                                                             ute no
       US 5985738
                                 19991116
PΙ
       US 1997-959205
                                 199719/28 (8)
ΑI
       KR 1996-49395
PRAI
DT
       Utility
FS
       Granted
       Primary Examiner: Chaudhuri, Olik; Assistant Examiner: Mao, Daniel
EXNAM
       Thelen Reid & Priest, L.L.P.
LREP
CLMN
       Number of Claims: 10
        Exemplary Claim: 1
ECL
        23 Drawing Figure(s); 10 Drawing Page(s)
LN.CNT 325
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       A method for forming a field oxide of a semiconductor device is disclosed, which takes advantage of wet oxidation at an early stage of
        field oxidation to prevent the ungrowth of field oxide and dry
oxidation
        at a later stage of field oxidation to make the slope of field oxide
       positive, the positive, the production yield and the reliability of
```